

Materials-Technology Co-Optimization (MTCO) for Inter-Die-Gap-Fill (IDGF) in Heterogeneous Integration of Chiplets

Sean Seutter, Zongbin Wang, Lulu Xiong, Peng Luo, Zijie Hong, Doug Lee,
Balamurugan Ramasamy, Peng Suo, Prayudi Lianto, Guan Huei See


March 19, 2024

Outline

- Heterogeneous Integration
 - PECVD Inter-Die-Gap-Fill (IDGF)
 - Short Loop
- Failure Analysis
- PECVD Solutions
 - Materials Engineering: Interfaces, Mechanical, Thermal Properties
- Summary

Heterogeneous Integration

High Performance Packaging:
 Chiplet Hybrid Bonding → PECVD Inter-Die-Gap-Fill (IDGF)




PECVD hardware, process, and new materials are tested for inter-die-gap-fill in heterogeneous integration

Applied Materials | Co-Optimization: Materials, Processes, Integration


Heterogeneous Integration of Chiplets

General Process Flow



Integration risks for PECVD Inter-Die-Gap-Fill: downstream mechanical and thermal processes


Applied Materials | Short Loop Proxy



Objective: test mechanical and thermal cracking stability of PECVD materials for heterogeneous integration


Optical Top-Down Crack Inspections

Post PECVD



No visible cracks after PECVD

Post CMP




After Grinding + CMP, oxide hairline cracks on trench sidewalls with *unoptimized* PECVD


Next: failure analysis and PECVD solutions

Failure Analysis | Crack #1

Top-down optical zoom image of two oxide cracks




SEM cross-section show crack #1 is at the interface between oxide layers #1 and #2




Failure Analysis | Crack #2

Top-down optical zoom image of two oxide cracks



SEM cross-section show crack #2 extends from surface into the oxide



PECVD Materials Engineering | Interfaces vs. PECVD

Risk: interface flaws + stress (mechanical or thermal) → crack initiation

Unoptimized PECVD






Optimized PECVD



PECVD hardware and recipe is optimized to eliminate interface flaws for homogeneous gap fill

PECVD Materials Engineering | Mechanical Cracks vs. PECVD

Risk: high modulus coatings + abrasive mechanical process → crack initiation




PECVD Condition	Post CMP AMAT Si Trench TV (20um Deep x 80um Wide)
A	 <p>Oxide</p> <p>Si ~10 large oxide cracks on trench sidewall</p>
B	 <p>Oxide</p> <p>Si 5-10 oxide cracks Smaller & Shorter</p>
C	 <p>Oxide</p> <p>Si No visible cracks</p>

PECVD Oxide deposition is optimized to tune mechanical properties and eliminate cracks Post CMP




PECVD Materials Engineering | Mechanical Properties

Modulus & Hardness Measurements

Risk: high modulus coatings + abrasive mechanical process → crack initiation

PECVD Condition	Post CMP AMAT Si Trench TV (20um Deep x 80um Wide)
A	 <p>Oxide Si ~10 large oxide cracks on trench sidewall</p>
B	 <p>Oxide Si 5-10 oxide cracks Smaller & Shorter</p>
C	 <p>Oxide Si No visible cracks</p>

Scanning Probe Indentation





PECVD Oxide with lower modulus and hardness eliminates mechanical cracks Post CMP

PECVD Materials Engineering | Mechanical Stress Simulations

Risk: high modulus coatings + abrasive mechanical process → crack initiation

Ansys Mechanical Finite Element Analysis (FEA) Software for Structural Engineering

Pressure load in vertical and lateral directions



Simulation shows PECVD Oxide with lower modulus reduces shear stress during abrasive mechanical processes


PECVD Materials Engineering | Thermal Properties

CTE Measurements


Risk: material CTE differences → thermal stress → crack initiation

Wafer Thermal Deformation Measurements

PECVD Oxide, 25um on Si Wafer



PECVD New Film, 25um on Si Wafer



Coefficient of Thermal Expansion (CTE)

$$\frac{d\sigma_f}{dT} = -\frac{E_f}{1-\nu_f}(\alpha_f - \alpha_s)$$

σ_f = Film Stress α_f = Film CTE
 T = Temperature E_f = Film Modulus
 ν_f = Film Poisson Ratio, ~0.17
 α_s = Silicon CTE, ~3.00ppm/C
J. Appl. Phys. 91, 1988-1992 (2002)


	$d\sigma_f / dT$ (MPa/C)	$\alpha_f = \text{CTE}$ (ppm/C)
PECVD Oxide	+ 0.1589	1.07
PECVD New Film	- 0.0015	3.02

$\alpha_{\text{Silicon}} \sim 3.00$ ★

CTE of PECVD New Film Material matches silicon → low thermal stress

PECVD Materials Engineering | Thermal Cracks vs. PECVD

Risk: material CTE differences → thermal stress → crack initiation




PECVD New Film materials with CTE tuning eliminates thermal cracks Post Anneal

PECVD Materials Engineering | Thermal Stress Simulations

Risk: material CTE differences → thermal stress → crack initiation

Ansys Mechanical Finite Element Analysis (FEA) Software for Structural Engineering



Simulation shows PECVD New Film material with higher CTE reduces wafer bow and IDGF stress

Summary

- Demonstrated crack-free integration of Dielectric PECVD for Inter-Die-Gap-Fill (IDGF)
- Increasing resistance to integration cracks requires PECVD hardware, process, and **materials engineering**:
 - Eliminate interface flaws → for homogeneous gap fill
 - Lower modulus & hardness → to reduce film shear stress in mechanical Grinding & CMP
 - Higher CTE with new dielectric PECVD materials → to reduce film thermal stress in Anneal & Dep processes
- **Applied Materials enables integrated co-optimization** with equipment, process, and new materials for Heterogeneous Integration

META Center



New 300mm Flows
Integration Testing
@ SUNY Albany

Maydan Technology Center



Product Development: PVD,
CVD, Etch, Plating, CMP, Digital
Lithography, Test @ Silicon Valley

Advanced Packaging Development Center



New packaging technologies
Heterogeneous integration
@ IME Singapore

